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1. Introduction 
Electrostatic discharge (ESD) failure is one of the most important causes of reliability 
problems, therefore the design and optimization of ESD devices have to be done. To achieve 
very short time to market and reduce the development effort, one tries to make use of the 
benefit of simulation tools. However, due to the complex physical mechanism of ESD events 
and the hard mathematic calculation in the snapback region, simulation of the I-V 
characteristic of ESD protection devices has been proved to be difficult.  
This chapter aims at providing a systematic way to ESD simulation, including the process 
simulation, device simulation and circuit level simulation. Process/device simulation offers 
an effective way to evaluate the performance of ESD protection structures. However, to 
prevent the injury of ESD, protection circuits are used sometimes. Therefore circuit level 
simulation is needed. 
There are several process/device simulation tools in the world, the most widely used of 
which include Tsuprem4/Medici, Athena/Atlas and Dios/Mdraw/Dessis. Tsuprem4, 
Athena and Dios are process simulators, while Medici, Atlas and Dessis are device 
simulators. Mdraw is an independent mesh optimization tool, and the similar functions are 
integrated in device simulation tools, such as Medici and Atlas. The process and device 
simulation methods introduced in the following will be based on Dios/Mdraw/Dessis, 
except for the mixed-mode simulation, which is based on Tsuprem4/Medici. And the circuit 
level simulation will be carried out on the Candence platform. 
2. Process simulation 
The starting point of ESD simulation is to construct an electronic pattern of the device which 
can be generated by manual device set-up or process simulation. And obviously, process 
simulation provides more realistic description of the device. The principle of process 
simulation is to minimize the errors that might be brought into the following device 
simulation. Therefore, the physical models used should be carefully chosen. The most 
important process steps are implantation and diffusion which will be discussed in the 
following. 
Taking Dios for example, this section will introduce physical models used for implantation 
and diffusion. The implantation models used in Dios consists of analytic implantation 
models and Monte Carlo implantation model. Monte Carlo implantation model simulates at 
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the atomic level, and it consumes too much time, therefore, in most cases, it is not suitable 
for ESD simulation. Analytic implantation models are analyzed by series of distribution 
functions, including Gauss distribution function, Pearson distribution function, Pearson-IV 
distribution function (P4), Pearson- IV distribution with linear exponential tail function 
(P4S), Pearson- IV distribution with general exponential tail function (P4K), Gauss 
distribution with general exponential tail function (GK), Jointed half-Gauss distribution 
function (JHG), Jointed half-Gauss distribution with general exponential tail function 
(JHGK). The eight distribution functions are called single primary distribution functions. 
The complicated expressions of the functions will not be discussed here, and all of them can 
be found in the DIOS USER’S MANUAL.  
The single primary distribution functions describe the relationship between impurity 
distribution and seven key parameters, which are determined by implantation process step. 
The seven key parameters are RP (Rp), STDV (ǔp), STDVSec (ǔp2), GAMma (Ǆ), BETA (ǃ), 
LEXP (lexp), LEXPOW (ǂ). The range of parameters that must be specified for each of the 
single primary distribution functions are shown in Table1. In Table1, x means the parameter 
must be a real number, x0 means the parameter must be nonnegative, > 0 means the parameter 
must be positive, and ∅ means the parameter is not allowed for the particular function. Once 
the implanted element, energy, dose, tilt and rotation of an implantation process step are 
defined by users, the relevant parameter set will be looked up in implant tables. With proper 
parameter set, the impurity distribution will be calculated subsequently. If users have data 
fitted to experiments, the parameter set can be defined in implantation command. 
 
 
Table 1. Range of parameter specification for the distribution functions 
According to the simulation results, the single primary distribution functions can be divided 
into 3 groups. Group1 contains Pearson distribution function; group2 contains P4, P4S, P4K 
distribution functions; group3 contains Gauss, GK, JHG, JHGK distribution functions. Fig.1 
(a) shows the 2D impurity distribution with different implantation models; Fig.1 (b) shows 
the impurity distribution along Y direction. From Fig.1 (a) and Fig.1 (b), we can see that 
functions in the same group have similar simulation results. Actually, the distribution 
functions in group3 are usually used in deep implantations, such as WELL implantation in 
CMOS process; and the distribution functions in group1 and group2 are usually used in 
shallow implantations, such as drain/source implantation in CMOS process.  
In order to obtain more accurate simulation result, we should take ion channeling into 
consideration. Then the dual primary distribution functions should be used. That is, the profile 
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is divided into two components, the first components representing the profile of ions, which 
don’t channel, and the second one representing the channel ions. A dual primary distribution 
function is obtained by specifying two single primary functions for the two components 
mentioned above. It can be defined in the implantation command following the format: 
 
Implantation (…, Function=(function1,function2)) 
 
 
Fig. 1. (a) 2D impurity distribution 
 
Fig. 1. (b) impurity distribution along Y direction 
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DIOS provides 5 models for the diffusion process step: Conventional, Equilibrium, Loosely 
coupled, Semicoupled, and Pairdiffusion. Conventional model is the simplest model but 
consumes the least time, while Pairdiffusion model is the most accurate model but 
consumes the most time. In ESD simulation, we’d better select Pairdiffusion model, because 
it always provides the best boundary shape, which will benefit in convergence problems in 
the following device simulation. 
After selecting proper physical model, the process simulation can be carried out, and the 
produced electronic pattern of device is then imported into the mesh optimization tool-
Mdraw. After the mesh optimization, device simulation is ready. 
3. Device simulation 
Device simulation is based on solving a set of mathematic and physical equations. And the 
physical parameters used in these equations are described by different physical models, 
parts of which are from papers and others are fitted by software engineers. The parameter 
sets of the physical models are based on the data from several process technologies, and can 
not cover every process technology. Therefore, to a detailed process technology, some 
parameters of physical models should be modified. To simulate an ESD event correctly, 
accurate physical models and proper parameter sets are the most important, no matter 
which simulation method is chosen. 
To account for high electrical field and high temperature effects during an ESD event, the 
physical models below in ISE TCAD must be included: 1)Fermi-Dirac statistics. When the 
carrier density exceed 1×1019 cm-3, the default Boltzmann statistics becomes not suitable for 
simulation. 2) Accurate effective intrinsic carrier density model with band gap narrowing 
and Fermi correction included. 3) A comprehensive mobility model with doping 
dependence, carrier-carrier scattering, and high field saturation taken into consideration (In 
MOS devices, surface mobility degradation due to acoustic surface phonons and surface 
roughness should be also taken into consideration). 4) Recombination model should contain 
both Shockley-Read-Hall (SRH) model and Auger model, and SRH model should take 
doping dependence, temperature dependence and field-enhanced recombination into 
consideration. 5) Avalanche generation. 6) Thermodynamic model considering the self-
heating effect. 7) Thermoelectric power model.  
Simulating ESD events, three physical parameters are the most important: mobility of carriers 
(μ), lifetime of free-carrier (Ǖ), and the generation rate (G) dominated by ionization impact. 
Mobility is described in ISE TCAD with several degradation models, just as illustrated 
above. Taking all of these issues into consideration, the mobility is finally formulated as: 
 f( , )μ μ=
low
F   (1) 
The function is determined by which model is chosen for high field saturation. And μlow in 
Eq.(1) is formulated as: 
 1 1 1 1 1low dop eh ac srD Dμ μ μ μ μ− − − − −= + + +  (2) 
In Eq.(2), μdop represent the doping-dependent mobility degradation mechanism, μeh is the 
mobility due to carrier-carrier scattering, μac illustrates the surface contribution due to 
acoustic surface phonons, μsr is the surface contribution attributed to surface roughness, and 
D is given by: 
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 exp( / )critD x l= −  (3) 
where x is the distance from the interface and lcrit is a fit parameter. μac and μsr can be 
ignored in non-surface devices.  
We have run simulations using different models, and it is found that Masetti model  for 
doping dependence mobility degradation, Conwell-Weisskopf model  for carrier-carrier 
scattering, and Canali model for high field saturation provide the best result. In Masetti 
model, μdop is expressed as: 
 min 2 1min 1 exp
1 1
c const
dop
i i s
r i
P
N N C
C N
α β
μ μ μμ μ ⎛ ⎞ −= − + −⎜ ⎟ ⎛ ⎞ ⎛ ⎞⎝ ⎠ + +⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
  (4) 
In Eq.(4), Ni is the total doping concentration, μconst is the mobility in low doping level 
condition, and other parameters are fit parameters. In Conwell-Weisskopf model, μeh is 
expressed as: 
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In Eq.(5), n, p are the electron and hole densities, T0=300 K, and T denotes the lattice 
temperature. In Canali model, high field mobility degradation is expressed as: 
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In Eq.(6), μlow is the low field mobility, vsat and ǃ are temperature dependent parameters, and 
are expressed as: 
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  (7) 
In Eq.(7), except of T0 and T, all of the parameters are fit parameters. 
Lifetimes of free-carriers are governed by recombination models. SRH recombination rate 
and Auger recombination rate are given in Eq.(8) and Eq.(9) separately. 
 
2
,
1 1( ) ( )
n p i effSRH
net
p n n p
np n
R
n n p p
γ γ
τ γ τ γ
−= + + +  (8) 
 ( )( )2,A n p i effR C n C p np n= + −   (9) 
In Eq.(8), ni,eff is the effective intrinsic carrier density, Ǆn and Ǆp are correction parameters for 
Fermi statistics, n1 and p1 are expressed as: 
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= =   (10) 
where Etrap is the difference between defect level and intrinsic level. The silicon default value 
is Etrap =0. In Eq.(8), τn and τp are temperature and field dependent parameters, expressed as: 
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c
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F
τ τ= =+   (11) 
The component [1+gc(F)]-1 in Eq.(11) is a field enhancement factor. τdop and f(T) are expressed 
as: 
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 (12)  
Except for Ni and T, other parameters in Eq.(12) are all fit parameters. 
Auger recombination rate is formulated in Eq.(9), in which the temperature-dependent 
coefficients Cn and Cp are expressed as: 
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 (13) 
Except for T, all other parameters in Eq.(13) are fit parameters. 
Another important physical parameter is the ionization impact generation rate G, and it is 
formulated as G=ǂnnvn + ǂppvp, where vn,p denotes the drift velocity. And ǂn,p is described by 
many models, in which vanOverstraeten-deMan model is proved to be the best. In this 
model, ǂn,p is formulated as: 
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Two coefficients a and b are used for high and low ranges of electric field. And low electric 
field and high electric field are distinguished by a parameter E0 whose default value is 4×105 
V/cm. In low range of electric field below E0, the values a(low) and b(low) are applied, while 
in high range of electric field above E0, the values of a(high) and b(high) are used. The 
parameter hωop represents the optical phonon energy. 
As the physical model has been chosen, the fit parameters mentioned above should be 
modified. And then the simulation can be carried out. In the simulation, the most difficult 
problem we may face is the convergence problem. Next, convergence problems and 
solutions will be proposed. 
In our simulation practice, it is found out that convergence problems are mostly caused by five 
factors: 1) Not enough iteration times. 2) Bad initial guess. 3) Bad mathematic calculation 
method. 4) Coarse mesh or bad boundary shape. 5) Bad parameter set of physical models.  
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Fig.2 shows the simulation flow of the device simulator.  The parameters, “Notdamped” and 
“Iterations”, dominate when the simulation will be terminated. Therefore, too small values for 
these two parameters will induce abnormal termination. However, this case rarely happens 
because the default values for these two parameters are big enough in most times. 
 
Not  Conver ge!
I ni t i al  guess
i =0, k=0,
st ep=i ni t i al st ep
Mat hemat i c 
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i =i +1
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Y
Y
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N
Y
N
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i n i t i a l  
g u e s s ,  a n d 
comput e t he 
next  poi nt.
3) st ep=st ep*
i ncr ement
4) i =0, k=0
Y
N
 
Fig. 2. Device simulation flow 
From Fig.2, it is easy to find that all calculations are based on an initial guess. And a bad 
initial guess will surely induce convergence problem. This case often happens on two 
occasions. Sometimes, the simulation should be divided into subsections, and in some 
regions small value for “initialstep” should be used to obtain a good initial guess while in 
other regions large value for “initialstep” should be used to save time. And a mistaken use 
of large value for “initialstep” may induce the first point failing to converge. To prevent this 
convergence problem, the simulation should be divided into subsections in a reasonable 
way. Meanwhile, large initial voltage imposed on electrodes will also bring on convergence 
problems. Therefore, another simulation method is necessary. We can set the initial voltage 
at the electrode to 0 V, and then ramp the voltage to the value we need. In this way, a good 
convergence will meet. The commands in Fig.3a will cause convergence problems in a great 
probability while commands in Fig.3b always provide good convergence. 
In the snapback region of ESD protection structure, the current increase rapidly. Thus, in the 
simulation, a small ΔV will induce a large ΔI which induces the simulation failing to converge. 
Aiming at soling this problem, a particular simulation method is provided in the simulator as 
shown in Fig.4. A series resistor is put together with the ESD protection structure. Therefore, 
the current can be written as: I= (Vout -Vinternal)/R, and in this way, a small ΔI can be gained, 
which will improve the convergence. In the simulation of ESD events, this method must be 
included, and generally the value for R is set to be larger than 1×107 Ω. 
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Electrode {
{ Name=“drain” Voltage=0.0}
{ Name=“source” Voltage=0.0 }
{ Name=“gate" Voltage=5.0 }
{ Name="sub" Voltage=0.0 }
}
      
Electrode {
{ Name=“drain” Voltage=0.0}
{ Name=“source” Voltage=0.0 }
{ Name=“gate" Voltage=0.0 }
{ Name="sub" Voltage=0.0 }
}
………………
Solve{……}
Goal {name=“gate” voltage=5.0V}
 
                                           (a)                                                                               (b)          
Fig. 3. (a) Commands hard to converge, (b) Commands with good convergence 
 
 
Fig. 4. ESD simulation method 
Coarse mesh or bad boundary shape will also cause converge problems. Fig.5 shows the 
comparison of a bad boundary shape and a good boundary shape. A sharp-angled region 
can be found in Fig.5a which will cause convergence problem in the later device simulation. 
It is mainly caused by bad diffusion model and implantation model used in process 
simulation. It is found that pairdiffusion model used for diffusion and implantation tables 
based on Crystal-TRIM used for implantation always provide good boundary shape. 
 
     
                                       (a)                                                                                 (b) 
Fig. 5. (a) Bad boundary shape, (b) Good boundary shape 
Another reason for convergence problems is the bad parameter set for device simulation. A 
small value for the parameter “ǂ” in Eq.(14) and a large value for the parameter “Ǖmax” in 
Eq.(12) may result in convergence problem, the current failed to increase near the 
breakdown region. In addition, a great difference between the values of “ǂ” in low field 
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region and high field region may result the simulation failed to converge after it snapbacks, 
just as shown in Fig.6. When the curve snapbacks, the simulation will change from the high 
field condition to low field condition, and the sudden change of the value for “ǂ” finally 
result in the convergence problem. Therefore, when modifying the parameters, great 
difference between a(low) and a(high), b(low) and b(high) is forbidden. 
 
 
Fig. 6. Simulation fails to converge after the snapback happens 
4. ESD simulation methods  
There are three main methods to simulate the I-V characteristic of the ESD protection device: 
DC simulation, TLP simulation and mixed mode simulation. DC simulation provides the 
fastest simulation speed while it is confronted with the most serious convergence problem. 
TLP simulation method and mixed mode simulation method can both reflect transient 
characteristic of devices. In this section, DC simulation and traditional TLP simulation and 
their limitations will be illustrated. Then a new simulation method based on the traditional 
TLP simulation method is proposed, which can predict key parameters of ESD protection 
devices precisely. Mixed mode simulation will be illustrated separately, which is carried out 
in TSUPREM4/MEDICI environment, and the method to evaluate the effectiveness, the 
robustness, the speed, the transparency of ESD protection devices is proposed. 
To illustrate DC simulation and TLP simulation method, a traditional LSCR (Lateral Silicon-
controlled rectifier) shown in Fig.7 is considered, in which D1 is 1.5 μm, D2 is 0.5 μm, D3 is 
0.6 μm, and D4 is 1 μm. Fig.8 is the doping profile which is simulated by DIOS, and the total 
concentration of different layers is shown in Table 2. 
 
PWELLNWELL
N+ P+ N+ P+
PSUB
STI STI STI STI STI
Anode Cat hode
D1 D1 D1 D1
D2 D2D3 D3
D4
D4
       
Fig. 7. A cross section of LSCR                
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Fig. 8. Doping profile of LSCR  
 
 PSUB NWELL PWELL N+ P+ 
Total Concentration 1×1015 3.7×1017 2.6×1017 5.1×1020 2.4×1020 
Table 2. Total concentration of varies layers 
Then, the structure obtained from the process simulation is imported into the device 
simulator. And the device simulation can be carried out in two ways. To evaluate the trigger 
voltage (Vt1), the holding voltage (Vh), and the second breakdown current (It2) precisely, 
selecting proper physical models and parameters is the key point. Table 3 lists the 
parameters modified in the simulation, and the parameters not mentioned in the table 
remain default. The value for parameter ǂ mentioned in Eq.(14) determines Vt1, while the 
values for μ mentioned in Eq.(1) and Ǖ mentioned in Eq.(11) are crucial for Vh. 
 
Parameter Value Value for electron Value for hole Mentioned in Eq. 
b(low) - 9.85×105 1.629×106 Eq.(13) 
b(high) - 9.85×105 1.354×106 Eq.(13) 
F 1×1013 - - Eq.(5) 
Cr - 9×1016 1.5×1017 Eq.(4) 
Table 3. Parameter set in the simulation 
Actually, traditional TLP simulation can not evaluate DC characteristic of ESD protection 
devices, due to the voltage overshoot. Fig.9 (a) shows the current pulse imposed on the 
devices simulated, and Fig.9 (b) shows the corresponding I-V curve, comparing with the 
TLP test result. From Fig.9 (b), we can see that the simulation result deviates from the test 
result a lot.  
DC simulation can evaluate Vt1 and Vh, but it can not evaluate It2 precisely. DC simulation is 
based on the solving of thermal equilibrium equations, but in fact, there is no thermal 
equilibrium established in the structure when the ESD event happens. Therefore, DC 
simulation can no longer evaluate the characteristic of ESD events when the temperature 
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becomes much more than 300K. The non-equilibrium can only be described by a transient 
simulation. Fig.10 shows the result of DC simulation, together with the TLP test result. 
 
 
                                           (a)                                                                                (b) 
Fig. 9. (a) Current pulse imposed on the simulated structure (b) I-V characteristic obtained 
from TLP test and traditional TLP simulation method 
 
Fig. 10. Comparison of DC simulation and TLP test result 
To evaluate the performance of ESD protection devices, Vt1, Vh, and It2 are all 
indispensable. Based on traditional TLP simulation, we propose a novel TLP simulation 
method, which can simulate all of the three parameters precisely. Firstly, we should make 
sure that this method can evaluate Vt1 and Vh. As the novel TLP simulation begins, series of 
current pulses are imposed on the structure as shown in Fig.11 (a). The obtained voltage vs. 
time curves are shown in Fig.11 (b). Then average current value in the range of 70%~90% 
time for each I-t curve is calculated, and so is the average voltage value, the same as the TLP 
measurement works. Then each pair of voltage and current is plotted as a point in Fig.12. 
After connect these points together, comparing it with the tested results, it is found that they 
meet very well.  
Table 4 lists the TLP test results and simulation results with DC simulation method and the 
novel TLP simulation method. We can see that DC simulation method and the novel 
simulation method provide almost the same result in terms of evaluating Vt1 and Vh. 
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                                         (a)                                                                              (b) 
Fig. 11. (a) Series of current pulses are imposed on the structure simulated, and average 
currents of the 70%~90% section of each curve are calculated, (b) Voltage vs. time curves are 
obtained from the simulation. And the average voltage of the 70%~90% section of each 
curve is calculated. 
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Fig. 12. Comparison of TLP test result and the novel TLP simulation result 
 
 Vt1(V) 
Absolute 
error (V) 
Relative 
error 
Vh(V) 
Absolute 
error (V) 
Relative 
error 
TLP test 16 - - 2.16 - - 
Novel TLP 
simulation 
15.69 0.31 1.94% 2.03 0.13 6.02% 
DC simulation 15.69 0.31 1.94% 2.02 0.14 6.48% 
Table 4. Test result and simulation results 
To evaluate It2, current pulses whose peak values are 0.04A, 0.05A, 0.06A, 0.066A, 0.068A, 
0.07A, 0.08A, 0.09A are imposed on the structure, and several points obtained from 
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simulation, together with the points obtained before, the whole curve is shown in Fig.13, 
from which we can see that that as the current arrive 0.066A, the voltage comes back. And 
this current is treated as It2.  
 
 
 
Fig. 13. It2 obtained from novel TLP simulation and that from TLP test 
We can also evaluate It2 by the maximum temperature in the structure, as thermal 
breakdown is caused by high temperature ultimately. After the simulation, we can obtain 
Tmax vs. time curves, as shown in Fig.14. When the maximum value of Tmax exceeds the 
melting point of Si (1687 K), it can be judged that thermal breakdown happens. From Fig.14, 
we can see that It2 is about 0.064 A. 
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The melting point of Si
 
Fig. 14. Maximum temperature in the structure vs. time curves when series of current pulses 
are imposed on the structure. 
Table 5 lists the test result, the result simulated with the novel TLP simulation method and 
judged by the voltage’s snapback, and the result simulated with the novel TLP simulation 
method and judged by the maximum temperature in the structure. 
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 It2(A/μm) Absolute error(A/μm) Relative error 
TLP test 0.068 - - 
Judged by voltage’s snapback 0.066 0.002 2.94% 
Judged by maximum temperature 0.064 0.004 5.88% 
Table 5. Test and simulation results 
From the discussion above, we can conclude that the most effective and fastest way to 
evaluate the performance of ESD protection devices is to evaluate Vt1 and Vh with DC 
simulation method, and evaluate It2 with the novel TLP simulation method introduced 
above. 
Next, the mixed mode simulation method is introduced, taking the CDM model for 
example. The equivalent circuit of CDM model is shown in Fig.15. The device to be 
evaluated is a MLSCR, as shown in Fig.16, and the doping profile gained by simulation with 
TSUPREM4 is shown in Fig.17. 
 
                   
Fig. 15. Equivalent circuit of CDM Model          
 
 
Fig. 16. A cross section of MLSCR 
 
 
Fig. 17. Doping profile of MLSCR 
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4.1 Effectiveness evaluation 
From the current vs. time curve gained from the mixed mode simulation, as shown in 
Fig.18, we can see that the ESD current is completely released through the device in 2.5 ns. 
This time and the peak current at the Timax point reflect the effectiveness of the device. 
Smaller value of the time and larger peak current mean that the device can release larger 
current in smaller time, in other words, the device is more effective. 
 
 
Fig. 18. Current vs. time curve 
4.2 Speed evaluation 
From the voltage vs. time curve shown in Fig.19, we evaluate the speed using the recover 
time. The recover time is defined as the time that the device voltage quickly rises and then 
returns to the normal working voltage, which is described as the Trecover in Fig.19. The 
smaller value of Trecover shows that the ESD protection device can make faster reaction to the 
electrostatic signal. 
 
 
Fig. 19. Voltage vs. time curve 
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                                         (a)                                                                            (b) 
 
(c) 
Fig. 20. (a) Pmax-t, (b) Rectangular box heat source model (Zoom out), (c) Rectangular box 
heat source model (Zoom in) 
4.3 Robustness evaluation 
There are mainly two aspects should be considered when evaluating the robustness: the first 
one is to inspect whether the electro thermal characteristics become uncontrollable, when 
the instantaneous power of ESD comes to the maximum (Pmax); the second one is to inspect 
the power distribution in the ESD protection device when the ESD event happens. Taking 
advantage of the Pmax-t curve in Fig.20 (a) and the rectangular box heat source model of 
Ajith Amerasekera, a modified rectangular box heat source model is proposed to evaluate 
the robustness of the SCR protection device. In the modified model, the power is supposed 
to be concentrated in a cuboid whose three side lengths are a, b and c respectively, as shown 
in Fig.20 (b) and Fig.20 (c). Define Pnormalized(t) as  ( max0 ( )
t
t
P t t
τ =
= ∂∫ )/t, the power instilled into 
the SCR device is P(t)=abcR(t)Pnormalized (t), where R(t) is a fitting parameter (0<R(t)<1), and 
R(t)P normalized(t) is the average power density of the rectangular source heat source. The 
relationship between the temperature difference ΔT(t) (at this time, the highest temperature 
Tmax=T0+ΔT, T0 is the initial temperature, Tmax is the highest temperature) and P(t) is a 
subsection function depicted in equations (15) to (18): 
 c (0 t t )
pabcC T
P
t
ρ Δ= ≤ <   (15) 
www.intechopen.com
Advanced Simulation for ESD Protection Elements  
 
209 
  ( t   t< t  ) 
/ 2
c b
ab K C T
p
P
t t
c
π ρ Δ
= ≤−   (16) 
  b
4
 (t )
log ( / ) 2 /
a
e b
Ka T
P t t
t t c b
π Δ= ≤ <+ −   (17) 
 a
2
 (t t )
log ( / ) 2 / 2 /e a
Ka T
P
a b c b t t
π Δ= ≥+ − −   (18) 
In these equations, K is the thermal conductivity, Cp is the specific heat capacity, D= K/ρCp, 
ρ is the density of silicon, tc=c2/4πD, tb=b2/4πD , ta=a2/4πD, and K, Cp, and ρis dependent 
on the process. Therefore we can calculate the highest temperature at every time point, and 
then calculate the heat produced carriers nd caused by highest temperature. If nd extends the 
background impurity concentration, the robustness of this device cannot meet the need. The 
transform equation is depicted in Eq.(19):  
 n d =1.69×
1910 exp(
36.377 10
maxT
− ×
)⋅ 3/2max( )
300
T
  (19) 
The method to estimate whether the device enters electro thermal uncontrollable condition 
through the curve of Pmax-t, as mentioned above can also be quickly implemented by 
mathematic project software such as Matlab. 
The inside power distribution profiles of the ESD protection device when ESD event 
happens can reflect the robustness of the device. An ESD protection device with strong 
robustness should spread the inner power as dispersive as possible, especially when the 
power extremum is very large. Fig.21 shows the power distribution when the power comes 
to its peak. 
 
 
Fig. 21. The power distribution when the power comes to its peak 
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4.4 Transparency evaluation 
We can inspect the leak currents on 0 to 1.2 VDD bias voltages when evaluating DC 
transparency (depicted in Fig.22 (a)). We need to inspect the leak current under I/O signal 
frequency when evaluating the transparence of AC signal. (Take 100K rectangular wave as 
example, see Fig.22 (b)). The leak current under frequency signal is larger than that under 
DC voltage, which is mainly caused by high frequency couple effect. 
 
            
 
Fig. 22. (a) DC leakage current of the SCR-based ESD protection device, (b) Leakage current 
of the SCR-based ESD protection device under 100K frequency signal 
4.5 Overall evaluation 
At the last, we can obtain the transient curve [I(t),V(t)] which describes the entire ESD event 
as shown in Fig.23, from which we can make a comprehensive evaluation on the 
effectiveness, speed, robustness and transparency of the ESD protection device. T0 < T3 = T5 
< T6 < T7 < T1 < Trecover < T4 < T2. The current value at T1 reflects the effectiveness of the 
ESD protection device. Trecover reflects the trigger speed of the ESD protection device. The 
hyperbola family in this figure represents the power of the ESD protection device, and the 
distance from the hyperbola family to the origin reflects the robustness of the ESD 
protection device. Besides, the power density extremum also reflects the robustness of the 
ESD protection device. When time is 1E-11 S, the max power density of the device comes to 
the peak. The current when the device first comes to 5V in an ESD event reflects the 
transparency of the ESD protection device. An ideal transient curve of an ESD protection 
device should be close to the vertical axis with most of the points staying on the left of the 
line V=VDD. 
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Fig. 23. Ransient I(t) versus transient V(t) of SCR-based ESD protection device 
5. ESD protection element characteristic evaluation based on SPICE 
simulation  
5.1 SPICE Simulation based design-transient power clamp 
As technology is scaling down, the gate oxide is shrinking and becoming more vulnerable to 
ESD. The resistance of the routing rail metal increases apparently with the technology 
advances. Traditional rail-based static ESD power clamp protection (Fig.24) is more 
challenge. Transient power clamp, which consists of a RC network based detection circuit 
and the main ESD device NMOS (Fig.25), is becoming more and more attracting for their 
fast turn-on speed and low turn-on voltage. The key advantage of the transient power clamp 
is the capability with the SPICE simulation, which enables the optimization in the pre-silicon 
phase. A major drawback of the transient power clamp is the large RC network, needed to 
trigger the main protection device, will response any fast event on the power rails. 
 
 
 
Fig. 24. Rail-based ESD protection scheme with power clamp 
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Fig. 25. Three-stage inverter based transient ESD power clamp 
The transient power clamp uses the RC network to detect the ESD event and turns on the 
main ESD protection device NMOS (Fig.25), to shunt the ESD event on the supply pin. The 
main NMOS conducts the ESD current through the channel and this can be simulated in the 
SPICE. As the peak current of the HBM is around the orders of amperes, the main NMOS 
needs to be large enough to shunt the ESD current safely. It is always about millimeter. In 
normal condition, the gate of the NMOS is low and the main protection device is off. The 
rise time of ESD event is between 100ps and 60ns.However, the rise time of power up is 
about millisecond range. In order to keep the main protection device on, the RC constant is 
set to larger than the duration of the ESD event, which is about 1µs for HBM ESD stress, and 
shorter than the rise time of power on. The typical value of RC time constant is 1µs. The 
large RC time constant not only consumes large silicon area but also leads susceptibility to 
the power bus noise. 
 
 
Fig. 26. Proposed three-stage inverter based ESD power clamp with feedback 
The M0 is the main protection NMOS to shunt the ESD current.M1~M6 consist of the three 
stage inverter. The signal at the node V1 transfers through the three stage inverter to control 
the gate of main device M0. M8~M10 consist of the resistor M11 is the NMOS capacitor. M7 
is the feedback NMOS and R is the pull-down resistor. In normal conditions, the node V1 
charge up to VDD and V2 is low. The pull-down resistor R confirms the node to couple to 
VSS. This ensures the feedback NMOS is in its off state. And the voltage at node V2 transfers 
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through two stage inverter to ensure the node V4 is Low. And the M0 is in off. The low 
voltage at the node V4 enables the reduction in the leakage of M0.In ESD conditions, 
because of the RC delay, the voltage at the node V1 is low. The M5 is on and the node V2 is 
charge to VDD. The high voltage in V2 enables the feedback NMOS M7.The M7 pulls the 
node of V1 to VSS. And the low voltage at the node V1 enhances the pull-up of the POMS 
M5.The high voltage at node V2 transfers through two stage inverter and enables the 
M0.The main protection device M0 shunts the ESD current. The feedback significantly 
increases the time to keep V4 in high voltage. So the RC time constant can be reduced 
significantly which translates into reduction in the silicon area. The most advantage is the 
smaller RC time constant reduces the susceptive to the fast transient event on the power 
lines. In the design, the specific dimension of the RC network is list in Table 6. 
 
Device Dimension 
M8 W/L=7.12um/0.4um 
M9 W/L=7.12um/0.4um 
M10 W/L=7.12um/0.4um 
M11 W/L=1.4um/3.5um 
Table 6. RC network device dimension 
The power clamp is simulated in the Cadence Specture environment. A simplified RC 
network (Fig.27) is to simulated the HBM ESD event. The switch SW1 and SW2 are voltage 
controlled switch. When SW2 is on and SW1 is off, the C1 is charge through the voltage 
source V2 before 1ns.After 1ns, the switch SW1 is on and SW2 is off, the capacitor discharge 
through the 1.5k resistor R2 to the power clamp. 
 
 
DC
SW1
100p
1.5 k
DUT
SW2 7.5µH
 
Fig. 27. The simplified RC network to simulated HBM ESD event. 
The simulated result of the transient power clamp under a 5kV HBM ESD event in 90nm 
process is shown in Fig.28.The width of the main protection device M0 is 3000µm. The 
breakdown voltage of gate oxide for 1.0V core device is about 5V in DC condition. The 
transistor in the power clamp is 1.8V devices to reduce the leakage. The breakdown voltage 
of gate oxide for 1.8V device is about 9.5V in DC condition. From the simulated results, the 
voltage at the gate of the M0 is smaller than the breakdown voltage 9.5V. And the NMOS 
keeps on state at almost 1µs.The voltage at the VDD rail is also smaller than 9.5V.The NMOS 
can safely shunt the 5KV HBM ESD current. 
To evaluate the immunity to the fast transient, a fast power on 100µs pulse with a rise time 
of 10µs and a fall time of 10µs is applied at the power clamp. The pulse voltage is 1.8V. The 
voltage response is shown is Fig.29.The peak voltage at node 4 is 0.05V and it keep almost 
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0V at most time. So the main NMOS in is off state. And the power clamp is immunity to the 
fast transient power on. 
 
Fig. 28. Simulated voltage at the different node under 5KV HBM ESD event 
 
Fig. 29. Simulated voltage at the different node at fast power on state 
TLP like pulse with rise time of 10ns and fall time of 10ns and pulse with 100ns is stressed at 
the power clamp. The pulse voltage is 1.8V. The results are shown in Fig.30. The voltage at 
node V4, which transfers after three-stage inverter, is a square like pulse. This ensures the 
main NMOS is on in the pulse width and can shunt the ESD current safely. 
The SPICE simulation based transient power clamp is compatibility with the normal SPICE 
simulation. This enables an early optimization phase in a pre-silicon state. The transient 
power clamp responds to any fast transient event. An example of the transient power clamp 
is introduced in the 90nm CMOS process to show the design flow. The susceptibility to fast 
power on issue is addressed in the example. From the simulation result, the power clamp 
can achieve a level of 5KV HBM ESD without suffering mistriggering from fast power on. 
www.intechopen.com
Advanced Simulation for ESD Protection Elements  
 
215 
 
Fig. 30. Simulated voltage at the different node at TLP like pulse 
5.2 Triggering characteristic evaluation  
SCR is an efficient ESD protection device in integrated circuit area. In order to estimate the 
ESD device performance, including trigger voltage (Vt1), holding voltage (Vh), failure 
current (It2), a lot of research are spent base in TCAD simulation. However, a precise 
evaluation method does not exist as the high ESD current model is not support in spice 
model. Therefore, a desirable technique is in need to evaluating the ESD device performance 
in ESD protection device design process. In this section, a new technique is proposed to 
evaluate the trigger voltage of SCR base in spice simulation. 
5.2.1 SCR triggering characteristic evaluation  
The equivalent schematic of SCR is showed in Fig.31, which consists of Bipolar junction 
transistor PNP and NPN. The left part of Fig.31 is an ESD voltage pulse generation circuit. 
There are different ways to trigger a SCR, including voltage-triggering by slowly stepping 
up Vac(voltage of anode to cathode) or using a dV/dt transient, and current-triggering by 
injecting seeding currents from the base of PNP or NPN. A current source is employed to 
regard as the base current of NPN when the SCR occurring avalanche breakdown. The SCR 
will turn to latch up state once the base current reaches a value which induces the inside 
feed back of SCR occurring. The simulation results are showed in Fig.32. As Fig.2 shows, the 
SCR reaches latch up state when the base current of NPN is 1.3mA. 
 
 
Fig. 31. ESD voltage pulse generation circuit and equivalent schematic of SCR 
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Fig. 32. Simulation results of normal SCR triggering characteristic 
5.2.2 Darlington SCR triggering characteristic evaluation 
Increasinig the common-base current gains ǃof PNP and NPN can make for  reducing the 
trigger voltage of SCR. A Darlington SCR configure is showed in Fig.33. The Q2 and Q3 
form to a Darlington transistor, which equates to a NPN transistor here. A current source is 
also employed to emulate base current as above SCR simulation. The simulation results are 
showed in Fig.34. SCR turns to latch up state when the base current achieves 0.37mA which 
is almost one third of normal SCR. In other words, the Darlington configured SCR needs less 
base current to trigger the SCR into latch up and, therefore, low breakdown voltage to keep 
the NPN operation. The triggering characteristics of normal SCR and Darlington SCR are 
showed in Fig.35 when the base current of NPN is 0.37mA. 
 
 
Fig. 33. ESD voltage pulse generation circuit and equivalent schematic of Darlington SCR 
Latch up state
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Fig. 34. Simulation results of Darlington SCR triggering characteristic 
 
 
Fig. 35. Trigger characteristic comparison of normal SCR and Darlington SCR when the base 
current is 0.37mA 
Latch up state
Latch up state
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